

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

REMARKS

Applicants would like to thank the Examiner for the thorough examination of the present application. The independent claims have been amended to more clearly define that "the transmission line is connected in parallel with the data bus." The arguments supporting patentability of the claims are presented in detail below.

I. The Claims Are Supported By The Specification

The independent claims were previously amended to recite "a transmission line connected between said at least one peripheral device and said central processing unit in parallel with said data bus and for providing a random signal thereto that is synchronous with the clock signal". To more clearly state that the transmission line is parallel to the data bus, the independent claims have been amended as follows: "a transmission line connected in parallel with said data bus between said at least one peripheral device and said central processing unit for providing a random signal thereto that is synchronous with the clock signal".

The Examiner has taken the position that the claim amendment is not supported by the specification. In particular, the Examiner states that there is no support for "a central processing unit in parallel with the data bus." The Applicants submit that the central processing unit is not in parallel with the data bus - but the transmission line is connected in parallel with the data bus" between the at least one peripheral device and the central processing unit.

In re Patent Application of:
POMET ET AL.
Serial No. 09/727,300
Filing Date: **NOVEMBER 30, 2000**

Support for the transmission line and the data bus being connected parallel to one another is illustrated in FIG. 2. Support in the specification may be found on page 5, line 18 to page 6, line 9 which discusses FIG. 2 in detail. In addition, FIG. 3 shows a timing diagram corresponding to a read operation in which the data bus **DATA_BUS** and the transmission line **KIN** (in FIG. 2, **KIN** from the random signal generator **KEY_GEN** is connected to the transmission line labeled **KIN**) are both active at the same time.

Accordingly, it is submitted that the specification supports the claim recitation of the transmission line and the data bus being connected in parallel between the at least one peripheral device and the central processing unit.

II. The Claims Are Patentable

The Examiner rejected independent Claims 12, 25, 34 and 42 over the Miyazaki et al. patent. The present invention, as recited in amended independent Claim 12, for example, is directed to an electronic device comprising a central processing unit, at least one peripheral device, and a data bus connected between the at least one peripheral device and the central processing unit through which data travels at a rate of a clock signal.

The electronic device further comprises a transmission line connected in parallel with the data bus between the at least one peripheral device and the central processing unit for providing a random signal thereto that is synchronous with the clock signal. The central processing unit and the at least one peripheral device each comprises a

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

data encryption/decryption cell connected to the data bus and to the transmission line for generating a same current secret key at each clock cycle based upon the random signal.

The data encryption/decryption cell in the central processing unit and in the at least one peripheral device advantageously makes the electronic device more secure by making it more difficult to determine the data elements that travel through the data bus when an intruder observes current consumption of the electronic device.

Amended independent device Claim 25 is similar to amended independent device Claim 12 except the at least one peripheral device has been changed to at least one memory device. Amended independent device Claim 34 is similar to amended independent device Claim 12 except this claim is directed to a smart card. Amended independent method Claim 42 is similar to amended independent device Claim 12.

Referring now to the Miyazaki et al. patent, the Examiner has taken the position that the claimed invention is disclosed in columns 7 through 9 of the Miyazaki et al. patent. The text in columns 7 through 9 corresponds to the block diagram of an IC card **101**. The IC card **101** comprises a CPU **102**, a ROM **103**, an EEPROM **104**, an I/O port **105** for controlling input/output to/from the IC card, a RAM **106**, and a residual multiplier **107**. The components are interconnected through a bus **108**.

The Applicants respectfully submit that the Examiner has mischaracterized the Miyazaki et al. patent by stating it discloses more than what is actually disclosed. First, the Examiner stated that a data bus and a transmission line are

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

disclosed in column 7, line 58 to column 8, line 19 of the Miyazaki et al. patent. This section of Miyazaki et al. discusses the various elements in the illustrated IC card **101**, and generally refers to the bus **108**. However, no reference is made to the bus **108** comprising a data bus and a transmission line connected in parallel between the at least one peripheral device and the central processing unit as recited in the claimed invention.

The Examiner's response is that "the Miyazaki et al. patent teaches a data bus as shown in FIG. 1"; and that "the Miyazaki et al. patent also teaches a transmission line shown in FIG. 1 as well (i.e., the input/output line)." The Examiner also states that "the data bus is connected in parallel to the CPU."

The Applicants agree that bus **108** may be characterized as the data bus - however, the Examiner characterizes the input/output line **114** as the transmission line. As clearly shown in FIG. 1 in the Miyazaki et al. patent, the transmission line is not connected between the at least one peripheral device (e.g., ROM **103**, EEPROM **104**) and the central processing unit **102**; nor is the transmission line connected in parallel with the data bus **108**.

In addition, the Examiner references column 8, line 62 through column 9, line 21 as disclosing that the CPU **102** and at least one peripheral device (such as ROM **103**, EEPROM **104** and residual multiplier **107**) comprises a data encryption/decryption cell connected to the data bus and to the transmission line for generating a same current secret key at each clock cycle based upon the random signal. The Applicants

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

submit that Miyazaki fails to disclose a data encryption/decryption cell as recited in the claimed invention. Instead, this section in Miyazaki et al. discloses the various elliptic curve parameters used in the elliptic curve encryption processing performed with the IC card **101**.

Instead of disclosing a data encryption/decryption cell as recited in the claimed invention, a co-processor serving as a multiple length arithmetic unit is disclosed. This co-processor may be implemented by the residual multiplier **107** (column 8, lines 14-18). Reference is directed to column 9, lines 28-33, of Miyazaki et al., which provides:

"In the flow charts referenced in the following description, it is presumed that the CPU **102** executes the programs stored in the ROM **103** while allowing the residual multiplier **107** to execute the relevant processing by using the data stored in the RAM **106** and the EEPROM **104**, as occasion requires."

Since Miyazaki et al. fails to disclose that a transmission line is connected in parallel with the data bus between one of the peripheral devices and the CPU **102** for providing a random signal thereto that is synchronous with the clock signal; Miyazaki et al. also fails to disclose that the CPU **102** and one of the peripheral devices each comprises a data encryption/decryption cell connected to the data bus and to the transmission line for generating a same current secret key at each clock cycle based upon the random signal, as recited in the claimed invention.

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

Accordingly, it is submitted that amended independent Claim 12 is patentable over Miyazaki et al. Amended independent Claims 25, 34 and 42 are similar to amended independent Claim 12. It is submitted that these independent claims are also patentable over Miyazaki et al. In view of the patentability of the amended independent Claims 12, 25, 34 and 42, it is submitted that the dependent claims, which include yet further distinguishing features of the invention are also patentable. These dependent claims need no further discussion herein.

In re Patent Application of:
POMET ET AL.
Serial No. **09/727,300**
Filing Date: **NOVEMBER 30, 2000**

CONCLUSION

In view of the claim amendments and arguments provided herein, it is submitted that all the claims are patentable. Accordingly, a Notice of Allowance is requested in due course. Should any minor informalities need to be addressed, the Examiner is encouraged to contact the undersigned attorney at the telephone number listed below.

Respectfully submitted,



MICHAEL W. TAYLOR
Reg. No. 43,182
Allen, Dyer, Doppelt, Milbrath
& Gilchrist, P.A.
255 S. Orange Avenue, Suite 1401
Post Office Box 3791
Orlando, Florida 32802
407-841-2330
407-841-2343 fax
Agent for Applicants